# GCC1702B "MARIA" CHIP Acceptance Specification (Atari Part #C024674-30 Drawing) March 21, 1984

GENERAL COMPUTER COMPANY CONFIDENTIAL

#### TABLE OF CONTENTS

١.

3.

2. Functional Description

Score

- Features - Input/Output Signals

- Block Diegram

Module Greration

- Microprocessor Operation

- DMA Operation

- Line RAM Operation

- Video Output Test Sequences (VSIH)

5. Electrical Specifications

- OC Levels

- AC Timins

Absolute Maximum Specifications

1.0 Score

This document is intended to be the accertance specification to the OCC1702B 'Heria' video graphics controller chip designed by General Computer Company. It describes all important functional, trains, and parametric information poculiar to this device.


The chir is a graphics controller for interfacing MTSC display to a electorrocessor (4502) video sees sustem. It replaces the functions of the conventional television interface adester "ITA" when smabled by a new cirtideer and silous a conventional ITA chir to functions are superstad. God VCC certifies is used, The Foliowing functions are superstad.

- Clock losic which runs the eigroprocessor et 1.79 MHz when Maria is enabled, and 1.19 MHz when Tia is enebled. An off-chip 14.3 MHz crestel oscillator provides the easter system times simple. This signal is ineediately divided by two to provide the internal clock at a 50% duty ovels.
- \* Chir select losic for controlling two 2k static RAM chirs (150
- 8 Horizontel and vertical tieins losic which senerates BLANK, SYNC, and color burst signels without processor intervention. In addition, a MSYNC operation allows the processor to sunc to the next scanling by measting the REBDY line.
- # A 25 X 8-bit eeeory for writing color data (four bits of chroeinance and four bits of luciance). This eeeory is urite-only to the eigropracessor but eas be read by a texter. It eas be written during on-screen time with no dramatic color slitches, although a siven rixel easy be extended as a result.
- Color end lucinance circuits, with tri-state lucinence outruts to facilitate external selection of Maria or TIA outruts, derending on which chir is enabled.
- \* Video seneration circuitry consisting of two 160 X 5-bit line say buffers. Them symptom as a doublewfirst last in horizontal scan line. During each scenings one buffer is loaded by the des controller and the other is symptomously read out through the color and luminence circuits. The line ran has the following features:
  - Two or four of the 5-bit rixel cells may be written in one operation, on any rixel boundary within the essents.
  - There is a transarency function applied to writing any sixel, such that if the least significant 2 bits of the data to be written are 00, that sixel is not written. This feature eaw be disabled by a control register bit (KN).
  - There is a Burst Clear function for the line ram, which can clear either of the two line buffers to zeroes in one operation.

- The output starring logic for the line ram ellows e given 5-bit call to be interpreted in any of three medor ways:
  - 1. 160-mode: one cell, one rixel on the screen.

\_\_\_\_\_

- 320xi modet one call, two rixels on the screen, half-width. The least significant two bits ere used
- 3. 320x2 sode: one cell, two pixels, helf-width. The leest significent four bits are steered alternetaly to be the least significent 2 bits of the color rae address, with 0's redded.
  - There ere variations on these modes allowing combinations of 320x1 and 320x2 resolutions on a single scenling at once.
- 2 DMA (Direct Newory Access) circuitry which; once started, halts the microprocessor end loads object information into the line rea et progremmeble horizontal positions.
  - Loading is controlled by a display list of variable sized abjects previously set up by the microprocessor program.
  - Display lists erc controlled by Display List Lists, which can elso sat certein endes of the chir on a vertical basis and provide Display List Interrupts to the microprocessor.
    - An indirect 'character may' mode, which uses a character base buts concetaneted with butes need from e ser to form en address for finding stephics.
  - 4. A 'holey DMA' aode, which infers zero graphics data from the effective graphics address gamerated for an object, seving ewacry (by mot regularies restrict posters of arroads and time (by termineting the object's DMA parity).
- \* A Merie EMeble line, which controls the mamory mer sinereted by the chir select losic to be either the loose mer of an Atari 2600 system, or electer memory system. In addition, the MEM line emests the sync counters to zero whan negated.



2.2 I/0	signa!	i s	
Maris :	in desc	ristion	
Name	rin #	ture	function
V69	1	PWR	Ground
INT-	2	0	Interrupt request output, intended for 6502 NMI- Slow. One MOS load.
XTALI	3	1	Oscillator input 14.318080 MHz nominal
XTALO	4	0	Oscillator outrut
HEN	5	I	Maria Enable input. When high, maria operates normally When Idw, video is shut off, chir is held in reset, and memory mar is set for 2600-mode. 3-6K rulldown R.
PCLK2	4	I	6502 Phase 2 clock input. Used to synchronize with processor. Not all processor synchronization is done from this pin.
TCLK	7	0	TIA 3.58 MHz clock. Oscillator free divide by 4. One MOS load.
PCLK0	8	0	6502 Phase O clock output. Orives processor at 1.19 or 1.79 MHz. One MOS load.
0EL	,	-14	Belaw line control voltage input. Low resistance input
RAHO-	10	0	RAM chir select outrut. One MOS load.
ABO Shru	11	1/0	Address input (when 6502 is in control) or output (during OMA). 150 pF, 2 lattl loads.
SEL32-	23	0	6532 chip select output. One MOS load.
RAM1-	24	0	RAM chir select output. One MOS load
VOD	25	PWR	+5V
TIA-	26	0	TIA chir select outrut. One HDS load
AB12 thru	27	1/0	Address input (when 6502 is in control) or output (during DMA). 150 pF; 2 lettl loads
D87 thru	31	1/0	Data input or output.
080	39		
R/W-	39	1.0	processor r/w- control input. 3-6K pullur resistor on pad to eliminate discretes on pc bd.
	Name US9 INT- XTALI XTALO MEN POLKZ TOLK RAHO- ABO SEL	Namia - in dest Namia - in des	1 Pur



#### Page 1

HALT-	40	0	Processor helt output. One MOS load.
RDY	41	0#	Ready output to 6502. Open Drain with pullup resistor. One MOS load.
LUHO	42	0*	Least significant video luminance outrut bit. Pad soms tri-state when Maria not enabled.
COL	43	0*	Color output rin. Ped soes tri-state when Maria not enabled.
Lons	44	0*	Video luminance outut rin. Pad does low when Maria not enabled.
LUH2	45	0#	Video luminance outut pin. Pad soes low when Maria not enabled.
BLANK	46	0#	Video blanking output pin. Pad goes tri-state when Haria not enabled.
LUM1	47	0.8	Video luminance outut rin. Pad some low when Maria not enabled.
SYNC	48	0*	Video Sunc output pin. Pad soes low when

# indicates that rad is unusual; see function description.

SYNC LUM1 NHI BLANK XTAL1 Maria II LUH2 XTAL2 pinout LUM3 HEN COLOR PCLK2 17028 LUMD TCLK READY PCLKO 0EL R/S SRAHO ABO 081 ABI 082 AB2 nez 102 084 AB4 AB5 089 DB6 AB6 067 A87 AB15 ABS AB14 AB9 AB13 AB10 AB12 AB11 TIASEL \$32 SRAMI

Hicroprocessor operations are used to set up the control redister and pixel color values, which are used in subsequent DMA operations. In addition, a microprocessor read operation is used

The format of the control register (address \$30) is as follows.

detect westical blank for frame synchronization.

CK DH1 DH0 CWIDTH BCHTL KH RH1 RH0

CK : Color Kill; shuts off color burst to prevent artifacting

in 320 text modes.

RMn

CMIDTH: Char Man width. I indicates 2 butes of drawhice per man butes o indicates 1 bute of srawhice for each man bute. BCNTL 1 Border Control. 1 indicates that the backdround color will be acted into horizontal overscen.

extend into horizontal overscan. O indicates overscan will be black. : Kansaroo Node. I disables transparency. Used for some 320 modes. : Line Rem read mode, see drambics mode table.

DH1 DH0 Heaning

) 1 Test "startscan". Do not use.

1 Inactive.

Setting the DMn bits to the Test modes will cause one entry into the DMA loop, followed by an Inactive state. This mode may not be us a programmer, however, as this unusual entry into DMA does not assert the MALT into the 65021 it simply starts taking over the address but without asking coustant but contention.

P7C1 3E P7C3

### 3.2 Microprocessor Operation (continued)

Following is the 3600-mode register ear, specifying the addresses which the Maria chip supports for accessing the color RAM and other resisters. The color RAM resisters are write-only to the 4502, although a semiconductor test program may read them. The only processor-readable bit in the system is the VSLANK bit of the status

		Maria-eode F	Remister Har
tw 6.	/16		
Hex I	Adr	Resister	notes.
20	POCO	Back	kground.
21	POC1		
22	PoC2		
23	POC3		te to Strobe for WaitForSwnc.
24	WSYNC	writ	te to Strobe for Waltrorswood.
25	P1C1		
26	P1C2		
27	P1C3		
28	STATED	REA	D: VB 0 0 0 0 0 0 0
29	P2C1		
2A	P2C2		
28	P2C3		
20	DPPH	- MAX	te Only
2D	P3C1		
2E	P3C2		
2F	P3C3		plaulist Pointer Pointer Low.
30	SPPL	916	Playlist Pointer Pointer Com.
31	P4C1		
32	P102		
33	P4C3		te Only
34	CharBase		ee outa
35	PSC1		
36	P5C2		
37	P5C3		te in O (Reserved for future enhancements)
38	Unused	ari	te tu o (wasalasa ini tasata musus
39	P6C1		
3A	P6C2		
38	P&C3	110.7	TE: CK DHI DHO CWIDTH BONTL KH RHI RHO
3C	CTRL	2.994	IES ON DIES DIES CHAPTER BORIES IN THE STATE

Maria II Memory Mar

A15	414			÷				48				HEN	BAU	HLT		QUTPUT	
		HI2	MIZ		HII	HIU	0	но	7/	no	113		FHV	HC.	11		480-4F
0	0	0	0		0	1	0		1			1				SEC32F	589-5FF
																SEL32F	280-2F
0	۰	۰	0	٠	0	0	1		1			1			11	SEL32F	380-3FF
			۰									•			11	SEL32F	380-3FF
			۰						1			0				260321	30 - 1
0	0	0	1	-:	1										11	SELRAH1F	1800-1FF
ö	ŏ	ŏ	1		- 1							+	1	å	11		1800-1FF
				-:											-11		
			٥	- 1					۰			0			11	TIASELF	0 - 7
0		0	ŏ	-i	0	0			°	۰	٥	ī			11	TIASELF	0 - 1
-		-			-											100-11F. 2	00-21F+
																300-31F	
				-1											-11		
۰	0	0	0	i	0	۰			۰	۰	1	1			-11	PAR23	20 - 3
				-1											-11		
۰	۰	0	0	-1	0	۰			1			1		1	- 11		80 - F
ō	0	۰	0	- 1	0	۰			1			1	1	0	- 11		80 - F
è	0	0	0	- 1	۰	۰			۰	1		1		1	-11		40 - 3
۰	۰	0	0	- 1	0	۰			۰	1		1	1	۰	11		40 - 7
																	40-1FF+
																240-2FF, 3	
0	0	1	۰	- 1	۰							1		1	-11		2000-27F
0	۰	1	۰	- 1	0							1	1	٥	- 1	SELRAMOF	2000-275
				-1											7!	SLOW	
		-		Ţ			_	-	0	_	0	- 0	-		1		
0	°	0	0		ů	0				0	U				÷		
						1	0										
0	š		ō		ō											SLOW (453	

Plank offress bits one family cores.

 PAV is "Processor Address Valid," an internal sisted which is PCLKO OR PCLK2.

3. The SLOW outputs indicate address regions which will run at 1.19

MHz. (The 7M clock is divided by 6 instead of 3.)

4. The PAR23 output is the Haria resister chip select sisnal.

#### 7.7 DNA Deerstion

There are three major parts to DMA operation: Display List access, Display List List access, and Graphics/May Data access. The

- levels of indirection in Maria DMA go as follows:

  1. Microprocessor writes to Displaylist Pointer Pointer resister
- (DPPH/L), which points to

  2. Display List List, containing offset (zone size) and mode
- 2. Display Cist Containing Graph Points to
  3. Display List, containing a variable number of headers, each of which has width relette, and position information, as well as a
  - PP (Pixel Pointer), which roints to either of two things:

    1. Graphics data which is loaded into the linerae, or
  - Character sep data, which fores the low buts of the address
    of one or two butss of graphics data, depending on the state
    of the CMIDTH but in the control resister.

Display List (List) DMA Desine when the control resister is written to set in in the Rom nood (rether than Inactive or either of the two test nodes), after the DMP resisters have been initialized. It is safest to do this during VLLMer and the control of the con

The offset (zone size) value from the display list list header to gradied in the high byte of such effective seablice address to provide vertical offsetion of seables. Each successive scalling of an object's graphics will be stored on a different 236-byte page of security.

#### Merie II List ordering

```
-
```

•

. (headers rereated: enough to fill screen)
Offset value (4 bits) represents (Add) scandings to be discussed

Offset value (4 buts) represents (hil) continue to be disquared. Put in a 13, to set 16 sentless. Offset resister value will decreamt such scending. Callend and Callend Callend and Callend Callend and Callend Calle

#### Display List format: short format:

```
< rrl >
< w > width field is non-zero
< rsh >
< hees>
```

. (Headers repeat until End Block)

#### u = < P P P > < U U W U U > width field may not be all zeroes

```
long forest:
```

heos>

w1 = < we > < 1 > <ind> < 0 0 0 0 0 > wm = new value of wmode bit from now on ind = indirect mode for current header ONLY

end black:

Display lists end list lists must be in fest (RAM) eccors. Cherecter maps cust be in fest memory. Graphics may be in slow (ROM) memory, PPP represents 'Palette' code used throughout object sraphics. WWWW represents negative of width; 11111 is one-bute wide.

In direct (not Indirect) mode, the eddress (rpl and pph) in the list element roints to the actual srephic data to be stored into the line ree. The relette code will be stored elond with each pixel which is not transperent. Width represents the number of bytes wide the phiset:

The erablic data read will be interreted in one of two washs derending on the value of the wa (write-read) flat. When we obtained the sectifies four much calls of the limit of the man obtained and the section of the

	HODE	wm	RH1	RHO	CRA4	CRA3	CRA2	CRA1	CRAO	
	160(A)	0	0	×	P2	P1	PO	97	06	
								05	D4	
-			 					D3	02	
								D1	90	
	1503	:	0	×	92	27	52	27	2.5	
						D1	DO	05	84	

9	e	1	7	

HDDE	UH	RH1	RHO	CRA4	CRA3	CRA2	CRA1	CRA
320A	۰	i	i	P2	P1	PO	07 06 05 04 03 02 01	0000000
3208	1	1	0	P2	0	q	07 D6 D5 04	03 02 01 00
320C	1	1	1	P2	0.3	D2	07	0
					01	DO	D5 D4	0
3200	۰	1	0	P2	۰	0	D7 06	P1 P0
							05 04 03	P1 P0 P1
							D1	P0 P1
Pn re	resent	s the pa	lette bi	ts.				

On represents the graphics data bits. The tormost data in the table comes out first (is left-most on the screen).

#### DMA Cucle Tieins


Short Meader 8 cycles 10 cycles Long Header Braphics, per bute 3 cycles Indirect map fetch 3 cycles (plus one or two graphics fetches) OHA Startur 5-12 cucles OMA Shutdown, short 13-17 cuples

19-23 cwcles (list-list fetch) DNA Shutdown, long End-Of-VBlank DHA 74 cucles

OHA/Swnc Timins

.

End-Of-VPlank DMA is initiated on the trailing edge of VBlank. Resular DMA is notisted on the leading edge of MBlank. DMA will be aborted (to chutdown) on the leading edge of Border. (See screen definition for counter values associated with these times.) When the I bit is set in bute one of a list elevent, the address refers to a character are instead of the graphic data itself. The value found at one because location in the are its conceivable and the conceivable of the c



Scan lines of video data are double-buffered in the line rams, with one beins loaded while the other plays back. In order to make best use of this scheep, dam circuitry loads the 'recording' buffer at hish speeds according to directions found in a display list. Line RAM operation is as follows:

- The horizontal rosition is specified by the Fixel address to which the staphic data is written into the line ran.
- Eithie writing data to the line raw (with the KM bit of the control register zero) if any siven sixel's color code is 00, that sixel's sixehics and relette data are not written into the line raw. This transparency code allows objects to overlaw and contain windows. The KM bit is set to 1 to defeat this transparency for certain 320-uide sodes.
- Prioritization of overlarpind objects is achieved solely by the order in which the data is written to the line ram. The last object written will be on top.
- # Horizontal resolution maw be 160 by 2 bits rer risel: 140 by 4 bits per risel (with the caveat that only 13 colors say 4b addressed by this scheme! XXOO always accesses the background color): 320 by 1 (intended for text): or 320 by 2.
- a Automatic burst-clear sets all cells of the nost recently displayed line ras buffer to zero after gach scarn lines so that the programmer will not have to crase the old line leade before entering a new one.
  - Palette codes! Each rivel resition, in addition to the 1 to 2 bits of reschic date contains a 3-bit relate coder searching contains a factor and the contains a desired and the contains and a state while addition of a contains a difference between relate information and the 2 bits of reschic data is the seed with which it can change? a strate relate to a specified for the entire within 4 midulent while the erschick specified for the entire within 4 midulent while the erschick

#### 3.5 Color Mar RAN


-----

The output of the line RAM is finally interrested into five-bit address into a color marries RAM ormanized as 20 m 20 bits. This RAM can be accessed it as examine RAM ormanized as 20 m 20 bits. This RAM can be accessed it as examine RAM ormanized as 20 m 20 bits. This RAM color access to the color RAM address selector to write in a mer values the review output of the RAM mill DAM into the processor is done. This has color accessed the color RAM address selector to write in a mer values the review output of the RAM mill DAM into the received and the received ram of the received ra

) appear on the screen as a slitch.

The color RAH decoder is arranded such that any access to an address of XXXOO will select the same "background" register in the RAH; hence the 25 byte addressing out of 5 bits; rather than 32

The color RAM output is interpreted as four bits of luminance and four bits of chrominance. The least significant four bits are lums while the upper four bits are color in a mappins arrandoment similar to the TIA.



3.6 Video Output

Jan Tomo Output. Of the Herse chie is intended to be a very control of the very chief the property of the prop

4.0 Sentry Test Program

- 4.1 17028 chips shall be 100% tested to and perform digitally in accordance with the Sentry test vectors contained in Attachment of this specification.

  Production test sequences may be optimized by the supplier production test sequences may be optimized by the supplier production of the producti
- by the responsible Atari ASC director.

  4.2 The order of Precedence shall be: 1) This specification sections
  1, 2, 3, and 5; 2) Test vectors attached in Attachment A.

5.1	Input/Output	D.C.	Specifications	 1702

\_\_\_\_\_\_\_

Parameter (Level)	Sym	Min	Max	Units	Conditions
Input Voltage - Low	Vil		0.8	Volts	except RWF, pin 3
Input Voltage - Low	Vil	-1.2	0.0	Volts	RWF, pin 39 only
Input Voltage - High	Vih	2.0		Volts	except MEN, pin 5
Input Voltage - High	Vih	2.7		Volts	MEN, pin 5 only
Output voltage - Low	Vo1		0.4	Volts	
Output Voltage - High	Voh	2.4		Volts	
Output Current - Low	Iol		-2.0	mA	
Output Current - High	Ioh		+100	uA	
Output Lenkage - TS	Its		+/-20	uA	
Power Supply Current	Icc		200	пA	25° C, Vdd=5.25v

C = 150pF

C = 25 pF

## Input/Output Timing Specifications:

5.2	Inp	it/outpo	at lim:	ing spec	:1710	RELOTE	••
Refer	to	figure	1702B	Taning	for	these	number

Refer	to	figure	1702B	Taning	for	these	number
-					40.		

numbers:	

psec 165 nsec

> need nsec

> nsec

nsec

nsec nsec

near C = 25 pF

nsec

nsec C = 25 cF

nsec

C = 150 pF

C = 150 pF

C = 25 pF nsec

C = 25 pF

0 = 25 pF

C = 25 pF

Refer	to	figure	1702B	Taning	for	these	numbe
Param	eter	(Time		Syn	His	1	Max

Units

See Page 31 of this specification.

Tanf 6 25

Tdef

Torre

Torre

Tprf

Tprf

Tpef

About from nh?

CS out from ph2

Din hold time

Access time (CS) OMR timing: Graphic accesses:

ABout from ph2

CS out from ph2

About rise/fall

DBout rise/fall

PCLKO rise/fall

TIRCLK rise/fall BLANK rise/fall

LUMnF rise/fall

SYNC rise/fall

READY rise/fall

HALTE rise/fall

COLF rise/fall

Dirotd

P Interface timing: Oteto, m/u month balance article.

CS out valid after pck0 Dan reg'd before pck0 falls

Bout valid before pck0 falls (Dout held through pc1k2) Clock stretch timing: Ades valid before acko

Dan Reald before ph2

OMA Timing; Display List, Display ListList, Char Map: \*\*

15

40 n

70

60

80 nsec

100 nsec DRAC

100

120

30 DSec C = 25 pF


20

30 DS9C

30 nsec

30 nsec C = 25 pF

\*\*Note: DMR Timing internal to 1702B. Above timing shown for reference only.




Graphics Access (RCM or RAM)

System Timing Requirements:

- 1. CLKIN (4 x 3.58 HHz): 70 nSEC PERIOD
- 2. DEL VOLTAGE OFFSET:
- RANBE : 0 5.0 V

RESOLUTION: +/-2 nS

#### Microgrocessor Interface Timing



рсіка \_\_\_\_\_

Ain valid Slow address . Fast Address .

Page 30 Max Unit 6.0 Absolute specifications: Min Voltage (any pin, referenced to VSS) -0.5 +7.0 Volts \*\* Volts Static Test (any pin, 883 circuit) 500 Storage Temperature (Ambient) -25 +125 Bes C 0 70 Dog C Operating Temperature (Ambient) Operating Voltage (VDB) 5.25 Volts \*\* Note: Voltage (pin 38, RWF only, referenced to VSS) Volts

Page 31

Tiwing specifications (page 27) and timing diagrams (page 28) use ph2 edges as a reference point for DH6 tiwing. This signal is internal to the "Maria" device and cannot be accessed externally. PolickO can be accessed externally and is smaller to ph2 except that its edges are delayed from those of this.

The Sentry test program utilizes polock0 as a reference point for DMA testing.

#### COLOR DELAY CIRCUIT

The color delay circuit provides a 3.58 hc localizator input divided by 40 output with variable phase delay with respect to the Color Burst output, a zero-delay reference burst on the color pin dering inconsistation. When programmed for maximum delay (informs field to the color pin desired by the color pin delay to the color pin delay to the color pin delay time of 250 mec by varying the ELL input pin between to a phase delay time of 250 mec by varying the ELL input pin between 0.3 and 4.0 voils. When programmed for a chose voice of between 1 and 14, the color output while be delayed by increaseful step values. When the color persons for a chose voice of the color persons of the circum value of a town) the color and the values when the color persons of the circum value of a town, the color and the values while the programmed for a circum value of a town, the color and the values while the programmed for a circum value of a town of the value of the color and the values while the color and the values are consistent to the values of the values and the values are color and the values and the values are color and the values are color